Skip to main content
Shreyas Atre

Shreyas Atre

SDE 2 @ AMD | MSCS from LSU

SDE 2 at AMD working on AI Frameworks & GPU Computing. Member of the STE||AR Group. Passionate about Compilers, Heterogeneous Systems, and High-Performance Parallel Runtimes.

⚔ AI Frameworks @ AMDšŸŽ“ MSCS from LSU (3.95 GPA)āš™ļø Compilers & HPCšŸš€ C++ / ROCm / CUDA

News & Milestones

Career trajectory, education, internships, and key achievements

  • 2026March

    Joined AMD full-time as an SDE 2. Published technical blogs on AMD ROCm Blogs ↗.

  • 2025December

    Graduated with a Master of Science in Computer Science (MSCS) from Louisiana State University (LSU) with a 3.95 / 4.00 GPA. Successfully defended Master's Thesis on ChplX.

  • 2025Sept – Dec

    Software Engineering Co-op / Intern at AMD (AI Frameworks Group).

  • 2024May – Aug

    System Software Intern at NVIDIA (CUDA Core C++ Libraries). Presented CppNow talk on Reproducible Floating Accumulators in CUB/CCCL ↗. Presented CppCon talk on ChplX ↗.

  • 2023August

    Enrolled in Fall 2023 Masters in Computer Science at Louisiana State University (LSU).

  • 2023May

    Graduated with BTech in Electronics and Telecommunication Engineering from VJTI, Mumbai.

  • 2022October

    Joined STE||AR Group as Intern & Graduate Researcher.

  • 2022June – July

    Research Intern at National Supercomputing Mission (NSM) nodal center, IIT Kharagpur.

  • 2022Summer

    Google Summer of Code (GSoC) contributor at STE||AR Group working on HPX.

  • 2021Nov – Jan

    Research Intern at IIT Madras under Dr. Rupesh Nasre (Graph Convolutional Networks & Link Prediction).

  • 2021September

    Software Engineering Intern at SecondState Inc. working on WasmEdge Runtime.

  • 2021Summer

    Google Summer of Code contributor at BeagleBoard.org (developed Beagle-Config).

  • 2020October

    Finished in Top 10 nationally in the e-Yantra Robotics Competition (IIT Bombay).

  • 2019August

    Enrolled in Electronics and Telecommunication Engineering degree at VJTI, Mumbai.

Publications & Theses

Peer-reviewed papers, Master's thesis, and technical articles

  • Atre, S., Taylor, C., Diehl, P., Kaiser, H. (2026). Closing a Source Complexity Gap Between Chapel and HPX. In: Diehl, P., Cao, Q., Herault, T., Bosilca, G. (eds) Asynchronous Many-Task Systems and Applications. WAMTA 2025. Lecture Notes in Computer Science, vol 15690. Springer, Cham. https://doi.org/10.1007/978-3-031-97196-9_3
  • Atre, Shreyas Swanand (2025). ChplX: The HPX Solution for Bridging Chapel and C++. LSU Master's Theses. 6227. https://repository.lsu.edu/gradschool_theses/6227

Projects & Open Source

Systems programming, runtimes, and compiler projects. Click cards for details.

Current Full-Time Work

AMD ROCm Technical Articles

Technical blogs and articles on GPU optimization, ROCm ecosystem, and modern GPU computing with AMD.

ROCmGPU ComputingAMDHPCFull-Time
Click card for details & highlights ↗

Graduate & Research Work

ChplX (CppCon Talk)

A bridge and backend enabling interoperability between the productive Chapel parallel programming language and C++/HPX asynchronous task-based runtime (watch CppCon presentation).

CppConChapelC++HPXHPCCompiler
Click card for details & highlights ↗

Reproducible Floating Accumulator (CppNow Talk)

Integrated RFA into CUB/CCCL for reproducible GPU device-wide reduction summation kernels (watch CppNow presentation).

CppNowCUDAC++NVIDIACCCL
Click card for details & highlights ↗

HPX Contributions

Contributions to the C++ Standard Library for Parallelism and Concurrency, focusing on asynchronous execution policies, futures, and modern C++ abstractions.

C++20DistributedConcurrencyFutures
Click card for details & highlights ↗

Undergraduate Work (2019 – 2023)

Template Decl Lookup Optimization

Optimized template specialization lookup for Clang modules by adding a lookup table in preambles, reducing complexity from O(n²) to O(n).

LLVMClangModern C++Compilers
Click card for details & highlights ↗

Quick-FTXUI

A partial evaluator and interpreter language to generate terminal user interfaces (TUIs) using Boost Spirit for parsing and FTXUI for rendering.

C++TUIFTXUIBoost.SpiritDSL
Click card for details & highlights ↗

WasmEdge

Contributions to WasmEdge Runtime: C/C++ Python SDK extension with near-native speeds, unit-tests, benchmarks, and multi-mode support.

WebAssemblyC++RuntimeSystems
Click card for details & highlights ↗

PID Tuning GUI

PID tuning GUI to get the Wall-E bot tuned up and running quickly.

PythonGUIRobotics
Click card for details & highlights ↗

Beagle-Config

Beagle-Config lets you easily configure your beagle device over USB.

C++Embedded LinuxUSB
Click card for details & highlights ↗

DRV8305 Driver

Driver for Espressif's ESP32 to establish communication over SPI with R/W to configuration registers on top of FreeRTOS.

CESP32FreeRTOSSPI
Click card for details & highlights ↗

Imitecio

Pose estimation based game controls powered by computer vision.

PythonComputer VisionGaming
Click card for details & highlights ↗